


FIG. 1*FIG. 2*

PRIOR ART


SCHEMATIC DIAGRAM OF THE REGULATED
CASCODE (RGC) INPUT STAGE

FIG. 3
PRIOR ART







FIG. 4
PRIOR ART




COMMON SOURCE STAGE AMPLIFIER




HIGH FREQUENCY MODEL OF A COMMON SOURCE STAGE

FIG. 5
PRIOR ART



TYPICAL SHUNT PEAKED AMPLIFIER



EQUIVALENT SMALL SIGNAL MODEL FOR CIRCUIT IN FIGURE 5a

FIG. 6




FIG. 8




FIG. 7







FIG. 9GRAPH OF Z_o VERSUS FREQUENCY

FIG. 10

COMMON SOURCE STAGE WITH FEEDBACK RESISTOR

HIGH FREQUENCY MODEL FOR COMMON SOURCE
STAGE WITH FEEDBACK RESISTOR